Phase change memory (PCM) uses rapid heating and cooling to induce switching in sub-micron memory cells. The rapid rates of heating and nanoscale dimensions require accurate modeling of thermal transport phenomena in the constituent materials. This motivates improved understanding of the thermal properties of Ge 2 Sb 2 Te 5 (GST) thin films and PCM electrode materials. We report measurements of thermal conductivity and interface resistance of GST and electrode materials by applying nanosecond pump-probe thermoreflectance to multilayer structures of GST-C, GSTTiN, and GST-Ti. We measure the total thermal resistance of the stack from the transient thermal response, separating the intrinsic and boundary resistance terms using a 1-D resistor model of the stack. The intrinsic conductivities for GST are 0.20 W/(m K) for GST-C, 0.33 W/(m K) for GST-TiN, 0.27 W/(m K) for low temperature deposited GST-Ti, and 0.69 for high temperature deposited GST-Ti. The thermal boundary resistances are 27.5 m 2 K/GW for GST-C, 5.2 m 2 K/GW for GST-TiN, 49.8 m 2 K/GW for low temperature GST-Ti, and 11.4 m 2 K/GW for high temperature GST-Ti.
intrinsic property of substrate x-y interface between materials "x" and "y" INTRODUCTION Increasing the data storage density of magnetic hard drive technology is becoming more difficult due to the rising magnetic field densities required. Future hard drives will require new methods of data storage with bit sizes on the order of tens of nanometers and data stability for millions of cycles [1] . Phase Change Memory (PCM) is a promising new nonvolatile memory technology that addresses these challenges by offering scalability down to nanometer bit sizes, bit stability during power loss, and long memory cycling life. Phase change materials, first observed by Ovshinsky in 1968, are capable of rapidly switching between amorphous and crystalline phases via joule heating [2] . The amorphouscrystalline transition is the 'set' operation, and the reverse is called 'reset'. PCM cells perform the set operation by rapidly heating the bit above the glass temperature, and allowing it to cool over a period of ~100 ns. The cell resets into the amorphous phase by melting the phase change material and rapidly quenching over a ~10ns time period ( fig. 1 ). There are many ways to implement this style of data storage using both non-contact and contact methods. In non-contact PCM, a laser rapidly heats and quenches a bit on an optical disc, using the phase-dependent reflectance contrast to store data. Contact-based PCM utilizes Joule heating in an electrode and/or phase change material to heat the cell ( fig. 2 ). More complex forms of contact PCM cells have been demonstrated by IBM's Millipede structure, which utilizes heated probe tips to locally write and read individual bits [3] . In order to differentiate between the set and reset states of the bit, the electrical resistance of each phase must be dissimilar. The goal of PCM design thus becomes the creation of cells with distinct set and reset resistances, as well as minimized write times, maximum reliability, and maximum bit density. Commonly known phase change materials exhibit well-known and low thermal conductivities. Ge 2 Sb 2 Te 5 (GST) is the most common phase change material in PCM devices. This material offers a large difference in electrical conductivity between the amorphous and crystalline phases [4] . The intrinsic thermal conductivity is wellcharacterized and stable up to 10 5 cycles [5] . The crystallization kinetics of GST allow phase change to occur at nanosecond timescales with a temperature rise ~100 o C. These crystallization properties are well-documented. Senkader and Wright demonstrated numerical models of crystal nucleation and growth in a PCM cell [4] , [6] . Zhou [4] , Kooi et al [7] , and Kolobov et al [8] presented results on measurements of crystallization rates in GST and other PCM materials.
As device dimensions reduce to tens of nanometers to accommodate greater data density, the thermal resistance of the interfaces becomes comparable to the volumetric resistances. [9] . TBR tends to be in the range of 1 to 100 m 2 K/GW for most material boundaries. Assuming the TBR of GST-SiO 2 is roughly 10 m 2 K/GW and K SiO2 ~ 1.4 W/mK, the boundary acts like a layer of SiO 2 with effective thickness t ~ 10 nm. As such, it is essential to characterize the TBRs between GST and electrode materials to accurately model devices of interest.
Previous Work
Early thermal boundary resistance (TBR) measurements were performed by Kapitza during his experiments on thermal conduction between Cu and liquid He [10] . The first attempt to model this resistance interpreted phonon transmission at a material boundary as being similar to photon transmission and reflection between materials with different refractive indices. This Acoustic Mismatch Model (AMM) indicated that transmission of phonons was dependent upon the sound speed and density of the interacting materials. However, this model assumes a perfect planar interface, and is only accurate at temperatures below 10K, when phonon wavelength is much greater than the boundary roughness [11] . Swartz and Pohl extended this model to higher temperatures, where higher frequency phonons scatter diffusely on defects and the rough material boundary [11] . However, this model is also limited, often under-predicting boundary resistance. As a result, experimental determination of TBR is imperative.
Using AMM, the TBRs between a-GST and electrode materials are 0.03 m 2 K/GW for carbon, 2.0 m 2 K/GW for titanium, and 0.9 m 2 K/GW for titanium nitride at 300 K. The corresponding resistances for c-GST are 0.07, 0.88, and 1.9 m 2 K/GW. Studies on the TBR between GST and electrode materials show data that exceed these estimates [12] , implying that interfacial effects dominate over acoustic mismatch.
For PCM devices, Reifenberg et al. [9] demonstrated the importance of thermal boundary resistance. Yang et al. and Reifenberg et al. measured the dependence of thermal conductivity on the stoichiometry and thickness of GST, determining that concentration of Te and film height can drastically change the thermal properties of the material [13] , [14] . Lyeo et al measured the conductivity of GST with Time Domain Thermoreflectance Thermometry [15] , yielding ~0.19 W/(m K) for a-GST, ~0.57 W/(m K) for c-GST, and ~1.58 W/(m K) for h-GST. Giraud et al measured the intrinsic thermal conductivity of GST insulated with ZnS:SiO 2 using the 3ω method [16] . They obtained thermal conductivities of ~0.24 W/(m K) for a-GST and ~0.29 W/(m K) for c-GST. Due to the unique crystallographic nature of the authors' samples, along with their decision to neglect GST-ZnS:SiO 2 TBR and spreading resistance, the measured thermal conductivities are low compared to other literature data.
Thermal boundary resistance depends on the interface qualities and phonon properties of each material. Electronphonon interactions may contribute at metal/nonmetal interfaces [11] . Approaching the Debye temperature, the effect of the phonon acoustic spectra and electron-phonon interaction on TBR is small compared to the effect of interface properties, such as grain boundaries, impurities, and surface defects. These latter properties depend on deposition method.
For this study, multi-layer stacks consisting of varying thicknesses of GST on electrode materials are prepared. Measuring the thickness dependence of the thermal resistance of the multi-layer GST-electrode material stacks provides a means to separate the intrinsic GST thermal conductivity from the GST-electrode TBR. A reflective layer of Ti forms a capping layer for all the samples. Nanosecond thermoreflectance measurements determine the total thermal resistance of the GST-electrode stacks. The results demonstrate the importance of sample processing in controlling thermal boundary resistance. This data is essential for construction of future thermal models of PCM devices.
EXPERIMENTAL METHOD

Sample Preparation
The multilayer samples were prepared by physical vapor deposition (PVD). Each sample consists of alternating layers of GST and one electrode material: Ti, TiN, or C. The GST layers vary in thickness between ~50 nm and 150 nm. The electrode materials have constant thickness targeted ~5 nm. The GST-C and low temperature (GST-Ti) LT samples were deposited at room temperature, leaving the GST in the asdeposited phase. The TiN layers in the (GST-TiN)
HT stacks were reactively sputtered in a nitrogen-containing ambient environment using a titanium target. Electrical resistivity measurements indicate the GST films in the (GST-TiN) HT films partially crystallize into the FCC phase due to the elevated deposition temperature. The high temperature (GSTTi)
HT film is deposited above 135°C. Electrical resistivity measurements indicate the GST films in the high temperature (GST-Ti)
HT stacks are deposited in the FCC phase. The thicknesses of all samples are confirmed using scanning electron microscope (SEM) images ( fig. 3) . Tables 1 and 2 report stack thickness and deposition temperatures. HT 
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Nanosecond Thermoreflectance
Nanosecond thermoreflectance thermometry characterizes the thermal properties of the sample structures by optically measuring their transient thermal response to nanosecond pulse heating. A high-power 532 nm Nd:YAG pump laser heats a 10 mm 2 area on the surface of the sample with a 6 ns pulse at a repetition rate of 10 Hz. (fig. 4 ). Assuming total absorption of a 6 mJ pulse with no heat dissipation, the maximum temperature rise of the Ti transducer is ~ 10 K. A 650 MHz photodiode and amplifier measures the reflected intensity of a coincident 632 nm CW probe beam during a 20 ȝV temporal window after the pump pulse. The change in reflected laser intensity scales linearly with the change in temperature of the metal film according to: ( 1 ) where c tr is a material-dependent thermoreflectance constant and I r is the reflected signal intensity [17] , [18] , [19] Figure 5 shows the experimental data and a corresponding analytical fit using the known properties of these materials. 
THEORETICAL
Data Fitting
The thermal conductivities of the stacks are extracted using a least squares fit of a solution of the three dimensional radiallysymmetric heat diffusion equation for a multi-layered stack in response to a 6 ns surface heating pulse [20] , [12] . Ambient temperature for the fit is 30 o C. Small changes in ambient temperature do not affect the fitting results because the thermal properties of the samples are not strong functions of temperature. The boundary condition between each layer is: ( 2 ) where R i,i+1 is the thermal boundary resistance. In this case, a single layer which includes both the interface and volumetric contributions to the thermal resistance models the behavior of the GST-Electrode stack. The data are fit with a single effective thermal conductivity of this layer. The heat capacity of GST is given by [21] . Although the solution takes into account thermal spreading, this effect is negligible and the heat transfer is one dimensional since the pump beam waist is significantly larger than the maximum thermal diffusion depth during the measurement. Since heat transfer is one dimensional, effective stack resistance can be interpreted in terms of a series of thermal resistances ( fig. 6 ).
A trace is taken at ten different locations on the wafer. Averaging the fitted thermal conductivity from each trace reduces the effects of noise and film thickness variation. The standard deviation of thermal conductivity between individual traces makes up the error bars. 
Stack Resistor Model
Within this 1-D framework, the thermal resistance of the stack increases linearly with GST thickness. The slope of stack resistance versus GST thickness determines the intrinsic GST conductivity. The zero-thickness value of total resistance becomes the total boundary resistance of the stack. Assuming that each boundary possesses the same resistance and that the electrode layers are thin enough so that their intrinsic resistance is negligible, one may divide the zero-thickness thermal resistance by the total number of boundaries to determine the individual GST-electrode material TBR. The total resistance of the stack becomes:
where t is material thickness, k is intrinsic thermal conductivity, and n is the number of layers in the stack. The thermoreflectance traces are fit starting from 100 ns after the peak, at which point the solution is insensitive to the transducer-electrode TBR. Further, since the characteristic decay time of the stack is significantly larger than the timescale of the measurement, the solution is also insensitive to the electrode-substrate TBR. Finally, since t elec is small, the intrinsic electrode resistance can usually be neglected.
For the GST-C samples, the intrinsic resistance of the electrode material is too large to neglect even at such a small thickness. Assuming a thickness of 5 nm and a conductivity of 0.2 W/(m K), yields a volumetric resistance of 25 m 2 K/GW, which is on the order of most TBRs. Furthermore, the carbon thickness is difficult to determine due to its small size. Since each group of electrode samples is produced in the same batch run, one may assume that the electrode layer thickness is unknown but constant. As a result only the slope of the resistance-thickness curve is reliable. This determines only the intrinsic GST conductivity. To extract TBR, we designed a set of samples with varying numbers of GST-electrode periods in each stack, maintaining a constant total GST material thickness. In this case, we can plot the total thermal resistances of these stacks against the numbers of GSTelectrode period and obtain a straight line. The slope of this line determines the sum of GST-C TBR and carbon thermal resistance in each period of the stack.
Since the electrode layers in these samples are thin, there may be significant interdiffusion between the GST and electrode materials. As a result, the interface resistance may be due to both atomic disorder and an abrupt change in material properties [22] . Equation 3 assumes a discernible GSTelectrode interface. Cross-sectional SEM data ( fig. 3 ) of the samples demonstrate a noticeable material interface between the GST and electrode layers. There is insufficient resolution to determine the electrode thickness or whether the electrode material forms a distinct interface with the surrounding GST. Since each GST layer sees two electrode boundaries, this analysis assumes two GST-electrode TBRs per layer. Figures 7 through 10 show the thermoreflectance results. For Carbon, TiN, and low temperature deposited (GST-Ti) LT , the intrinsic GST conductivity ranges from 0.20 to 0.33 W/(m K). This is within the conductivity values reported in previous studies for amorphous GST [14] , [15] , [16] . The GST thermal conductivity values in the (GST-Ti)
RESULTS
LT and (GST-TiN)
LT stacks, are slightly higher than previous reports, indicating that a small degree of crystallization may be taking place during the deposition process. The intrinsic conductivity of GST for the (GST-Ti) HT sample is 0.69 W/(m K), higher than the results reported for the FCC phase. This suggests that partial HCP crystallization may be occurring [13] , [14] .
The GST-C TBR plus the intrinsic carbon resistance is 40 m 2 K/GW, as depicted in figure 8 . Taking into account the reported 5 nm of carbon, this gives a TBR of 27.5 m 2 K/GW, with a potential error of ±6 m 2 K/GW due to uncertainty in carbon thickness [23] . This TBR corresponds to ~5 nm of carbon. The (GST-Ti)
LT TBR is 49.8 m 2 K/GW, equivalent to ~1000 nm of Ti. This is reduced to 11.4 m 2 K/GW for (GSTTi) HT , equivalent to ~200 nm of Ti. The (GST-TiN) HT TBR is lowest of all, with 5.2 m 2 K/GW, equivalent to ~150 nm of TiN. Table 3 reports the collected data. The intrinsic conductivity of GST in the (GST-C) a stack is the lowest of all the samples. Due to the low temperature deposition procedure for carbon, no crystallization takes place in the GST. Since the GST-C TBR is moderately high compared to other material interface resistances, and since the intrinsic thermal resistance of carbon is high, a carbon electrode can impede the loss of heat from a PCM cell, resulting in a large thermal decay time. This may lower the programming current necessary to switch the device.
The (GST-TiN) HT sample has higher intrinsic GST conductivity due to the higher deposition temperature. This most likely causes partial formation of the FCC crystalline phase in the GST. High temperature deposition processes are acceptable because the device can be reset. Furthermore, the (GST-TiN) HT TBR is very small, resulting in a small thermal decay time. Reifenberg et al. report a room temperature (GSTTiN)
HT TBR of ~ 26 m 2 K/GW for samples of GST between two layers of TiN [12] . This measurement, performed using picosecond time-domain thermoreflectance (TDTR), utilized samples with TiN thickness greater than 10 nm. These thicker TiN films may possess a higher degree of surface roughness, resulting in a larger TBR than reported in this paper. The high boundary conductance between GST and TiN implies a higher programming current necessary to switch the device.
For the (GST-Ti)
LT stack, the intrinsic conductivity of the GST is slightly higher than expected for amorphous GST, indicating a small amount of crystallization may be occurring. The (GST-Ti)
HT exhibits partial HCP crystallization. This is not an issue for device fabrication since the cell switches easily between the amorphous and crystalline states. The difference in TBR between the (GST-Ti) LT and (GST-Ti) HT stacks demonstrates the importance of deposition method on device performance. Depending on the temperature of deposition, the thermal decay time and programming current of the device change. A higher deposition temperature results in a lower thermal decay time for the device, implying a higher programming current is necessary. Accordingly, PCM designers must be careful to choose fabrication processes that will result in devices with desirable thermal properties.
SUMMARY AND CONCLUSIONS This paper reports intrinsic conductivities and thermal boundary resistances for GST and various electrode materials. Since the latter properties are highly dependent on the deposition method of the films, sample fabrication mimicked that of an actual device as closely as possible. Intrinsic amorphous GST conductivities range from 0.2 to 0.33 W/(m K). For high temperature deposition, the intrinsic GST conductivity is 0.69 W/(m K). TBRs range from 5.2 to 49.8 m 2 K/GW. High temperature deposition significantly reduces the TBR of GST-Ti. The results of this paper are a valuable addition to the collected work on GST conductivity and thermal boundary resistance. With this data, more accurate thermal models of PCM cells are now possible.
